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1571 ABSTRACT 
A power factor type motor controller in which the 
conventional power factor constant voltage command 
signal is replaced during a starting interval with a grad- 
uated control voltage. The present invention adds to the 
three-phase system of pending application Ser. No. 
199,765, filed Oct. 23, 1980, means for modifying the 
operation of the system for a motor start-up interval of 
5 to 30 seconds. The modification is that of providing 
via ramp generator 174 an initial ramp-like signal which 
replaces a constant power factor signal supplied by 
potentiometer 70. The ramp-like signal is applied to 
terminal 40 where it is summed with an operating 
power factor signal from phase detectors 32,34, and 36 
to thereby obtain a control signal for ultimately control- 
ling SCR devices 12, 14, and 16 to effect a gradual 
turn-on of motor 10. The significant difference of the 
present invention over prior art is that the SCR devices 
are turned on at an advancing rate with time responsive 
to the combination signal described rather than simply a 
function of a ramp-like signal alone. The added signal, 
the operating power factor signal, enables the produc- 
tion of a control signal which effectively eliminates a 
prior problem with many motor starting circuits, which 
is that of accompanying motor instabilities. 
8 Claims, 4 Drawing Figures 
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MOTOR POWER FACTOR CONTROLLER WITH A 
REDUCED VOLTAGE STARTER 
ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
ployee of the U S .  Government and may be manufac- 
tured and used by or for the government of the United 
States of America for governmental purposes without 
the payment of any royalties thereon or therefor. 
This application is a continuation-in-part of applica- 
tion Ser. No. 199,765, filed Oct. 23, 1980, entitled 
“Three-phase Power Factor Controller” now aban- 
doned and replaced by continuation application Ser. 
No. 476,244, filed Mar. 14, 1983. 
TECHNICAL FIELD 
This invention relates generally to power input con- 
trols for induction motors, and particularly to a power 
factor type motor controller incorporating a reduced 
voltage starting capability. 
BACKGROUNDART 
In the applicant’s U.S. Pat. No. 4,052,648, entitled 
“Power Factor Control System for A.C. Induction 
Motors”, there is disclosed a power reduction system 
for induction motors in which the operating power 
factor of a motor is monitored, and the effective voltage 
input to the motor is controlled as a function of the 
difference between a commanded power factor signal 
and the operating power factor. In the parent applica- 
tion, the applicant disclosed a power factor type control 
system particularly adapted for three-phase induction 
motors. 
In addition to minimizing motor power consumption 
during normal running conditions, which was the goal 
of referenced patent application, a second area of con- 
cern is that of current surges which occur when a motor 
is first turned on. These surges can amount to five to 
eight times normal operating current and are both 
wasteful of electrical power and can contribute to ex- 
cessive load surcharges being borne by electrical users. 
While discrete starting circuits have been employed 
which ideally gradually apply a starting voltage, it has 
been found that in some instances, these circuits fail to 
provide a smooth start-up, and not infrequently there 
may occur significant motor vibrations during at least a 
portion of the start-up interval. 
It is the object of this invention to provide a single 
control system which both regulates power usage dur- 
ing normal running of a motor and provides for a gradu- 
ated turn-on of motor voltage without the attendant 
problem of motor vibration. It is a particular object of 
the invention to provide a system of this category for a 
three-phase motor where graduated voltage starting 
circuits are most frequently used. 
DISCLOSURE OF T H E  INVENTION 
In accordance with this invention, signal means are 
provided which initially block the application of the 
normal or “run” power factor command signal, and by 
means of a ramp signal generator, there is provided an 
increasing, with time, voltage in place of that command 
signal. This increase in voltage is of an amplitude and 
rate which will effect a graduated turn-on of the thy- 
ristor or thyristors of the motor circuit, effecting a full 
turn-on in a selected period of typically 5 to 30 seconds. 
A comparator examines the ramp voltage, and when the 
2 
ramp voltage has risen sufficiently to effect a full turn- 
on of the thyristors and full motor operating speed, the 
comparator provides a signal which unblocks the nor- 
mal power factor command signal, enabling the turn-on 
5 of a thyristor or thyristors to thereafter be determined 
by motor loading in a conventional manner for a power 
factor type controller. 
BRIEF DESCKIPTION OF T H E  DRAWINGS 
FIG. 1 is an electrical schematic diagram of an em- 
bodiment of the invention. 
FIG. 2 is an electrical schematic diagram of the phase 
detectors employed in the embodiment of the invention 
shown in FIG. 1. 
FIG. 3 consists o f a  series of waveforms illustrative of 
the operation of the phase detector shown in FIG. 2. 
FIG. 4 consists of a series of waveforms illustrating 
the generation of triggering pulses in accordance with 
DETAILED DESCRIPTION OF T H E  
DRAWINGS 
FIG. 1 illustrates a three-phase power factor control 
system employing the invention. Three-phase motor 10 
on control rectifier) de- 
vices 12, 14, and 16 from a three-phase power line, 
typically providing 220 or 440 volts, 60 cycle, A.C. 
from terminals A, B, and C. One phase of such a signal 
3o is illustrated by voltage wave a of FIG. 3. As the SCR 
devices provide for conduction only in one direction, a 
diode 18 is connected across each SCR and polea for 
opposite direction conduction. Current is samples by 
current sampling transformers 26, 28, and 30, shunted 
35 by resistors 20, 22, and 24, each of these resistors being 
connected in series with an input to motor 10. Trans- 
formers 26,28, and 30 are individually connected across 
one of these resistors (via a primary winding, as shown), 
and with one secondary terminal grounded, the other 
40 secondary terminal provides a discretely phased current 
signal output (as shown in waveform c of FIG. 3). Ter- 
minal X is associated with phase A, terminal Z is associ- 
ated with phase C, and terminal Y is associated with 
phase B. A power factor signal, a signal inversely pro- 
45 portional to the current-voltage phase differential of 
each of the three-phase inputs, is obtained, separately, 
by phase detectors 32, 34, and 36. Phase detector 32 
receives a current responsive signal sample from termi- 
nal Z ,  representative of the C phase current, and a volt- 
50 age signal from transformer 38, representative of the 
A - C phase voltage, and provides a first phase detected 
output on terminal 40. Phase detector 34 receives a 
sample from terminal Y, representative of the B phase 
current, and a C-B voltage sample from transformer 
55 42 and provides a second phase detected output on 
terminal 40. Phase detector 36 receives a phase A cur- 
rent signal sample from terminal X, and a B-A phase 
voltage sample from transformer 44 and provides a 
third phase detection signal on terminal 40. The three 
60 signals, designated PI, P2, and P3, respectively, from the 
three-phase detectors are shown in waveforms f and g 
of FIG. 3. 
The phase detectors are identical, and an embodiment 
of each is shown in FIG. 2. It includes two conventional 
65 squaring circuits. One is voltage square wave shaper 50, 
which provides through resistor 52 a rectangular wave 
(waveform b of FIG. 3) responsive to the input voltage 
(waveform a of FIG. 3). The second one is current 
10 
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square wave shaper 56, which provides through resistor 
54 a rectangular wave (waveform d of FIG. 3), repre- 
sentative of the negative half cycle of input current 
(waveform c of FIG. 3). This output of phase detection 
is also noted by the & signs at the input terminals of the 
phase detectors (as shown in FIG. 1). The outputs of the 
two wave shaping circuits are combined through resis- 
tors 52 and 54. Diode 60 passes only the positive portion 
of each output to terminal 40, which is common with 
the outputs of phase detectors 32, 34, and 36 (as shown 
in FIG. 1). Waveform e illustrates the combination 
process showing the waveform of a single phase detec- 
tor as it would appear without diode 60, which diode 
eliminates the negative portions of the waveforms. Sig- 
nificantly, in the detection process, each phase detector 
produces a pulse (e.g., Pi from detector 32, P2 from 
detector 34, and P3 from detector 36) which is, in effect, 
turned “on” by the leading or  rising edge of waveform 
b and turned “off” by the trailing edge of waveform d. 
Thus, the width of pulse Pi (it has a constant amplitude) 
tends to increase upon the occurrence of increased 
phase angle between current and voltage (thus de- 
creased power factor) and decrease in width with de- 
creased phase angle (and thus increased power factor). 
Assuming, as indicated, that pulse Pi represents the 
output of phase detector 32, waveforms f and g illus- 
trate the relatively time presence of output pulses P2and 
P3 from phase detectors 34 and 36, respectively. As the 
outputs are brought together at terminal 40, waveform 
g of FIG. 3 illustrates the combined signals at this point. 
This composite of these becomes the basic feedback 
control signal, and as will be noted, this is a signal of 
pulses of a repetition rate of 180 Hz. This is in contrast 
to previous circuit approaches wherein a single phase 
detected output (from one of the three phases) is em- 
ployed, which would, of course, have been either at a 60 
Hz or  120 Hz rate, depending upon whether a half or 
full wave detection was employed. 
The next step in accordance with this invention is to 
effect a signal conditioning of the control signal 
wherein the direct current character of the signal must 
be compatible with the thyristor trigger circuitry and 
still have a frequency response up to on the order of 20 
Hz. The control signal is applied to the inverting input 
of operational amplifier 64 of signal condition or  inte- 
grating circuit 66, together with a power factor com- 
mand signal supplied through resistors 68 and 69 from 
potentiometer 70. Potentiometer 70 is biased negatively 
to provide a difference or subtraction signal with re- 
spect to the positive signal as developed at the outputs 
of the phase detectors. Signal conditioning is effected 
by an inverse feedback network consisting of two cir- 
cuits, one being capacitor 72 connected between the 
output and inverting input of operational amplifier 64, 
and the other consisting of a series combination of ca- 
pacitor 74 and resistor 76 connected between these two 
. points. The feedback network is basically an integrative 
or  lag one. The combination of resistor 76 (approxi- 
mately 15,000 ohms) and capacitor 74 (approximately 5 
MFD) is initially effective (at zero frequency) to com- 
mence providing a lag effect. At  about 2 Hz, the lag 
state commences to diminish as the value of resistor 76 
commences to have a dominant effect over capacitor 
74. Then, at about 20 Hz, capacitor 72 (approximately 
0.68 MFD) commences to be effective to again impose 
a pronounced lag effect. The resulting signal is a rela- 
tively smooth signal representing the integral of the 
composite outputs of the phase detectors less the com- 
4 
mand signal. The signal, as used, is represented by the 
sample signal waveforms Si and S2 as shown in FIG. 4. 
It is important that while the signals have a relatively 
smooth and constant level, approximating the average 
5 signal value present, the signal must be responsive to 
signal changes incident to changes in motor loading, 
typically calling for a signal response upward to ap- 
proximately 20 Hz. This is achieved by the circuitry 
shown. 
The circuitry thus far described was designed for the 
development of a control signal for a regulation of input 
power to motor 10 once the motor was started. The 
present invention is particularly directed to developing 
a signal for controlling the application of power to 
15 motor 10 during the period from the instant when 
power is turned “on” for a discrete selected interval of 
typically 5 to 30 seconds, during which the motor will 
have increased to operating speed. The purpose of this 
invention, as described above, is to prevent abrupt 
20 surges in input current which are not necessary for 
starting the motor and to accomplish this without ac- 
companying instabilities. To accomplish this, circuitry 
is added which provides a substitute command signal to 
that provided by potentiometer 70 during the start-up 
In order to insure that the substitute signal will be in 
place before any control signal is utilized, operational 
amplifier 64, which processes control signals, is initially 
disabled for approximately 100 milliseconds. As opera- 
30 tional control signals are applied to the inverting input 
of operational amplifier 64, and are negative going to 
provide turn-on signals for the thyristors, a counter or 
disabling signal is applied to its non-inverting input. 
This is accomplished by applying a - 15 volts to capaci- 
35 tor 76, which is in series with resistor 78, in turn con- 
nected between the non-inverting input of operational 
amplifier 64 and ground. The time constant of this cir- 
cuit is adjusted to effect signal blocking for the period 
described. 
As a means of preventing a possible turn-on signal 
from getting to the thyristors until operational amplifier 
64 is disabled, the output of trigger oscillator 102, which 
triggers on the thyristors, is initially blocked. This is 
accomplished by NPN transistor 150, which is con- 
45 nected through output resistor 152 across the output of 
oscillator 102. Transistor 150 is initially turned “on”, 
shorting the output of oscillator 102 by a declining ramp 
signal appearing across resistor 154, which is in series 
with capacitor 156 and a + 15 volts source. Typically, 
50 the time constant provided by resistor 154 and capacitor 
156 is such that transistor 150 would be essentially dis- 
charged in approximately 10 milliseconds, after which 
the blocking action would cease and transistor 150 
would be turned “off”, enabling a normal output from 
In addition to the precautions described above .to 
insure that motor 10 will not turn “on” before the start- 
ing circuitry is operative, means are provided to pre- 
vent the application of a normal “run” command signal 
60 from potentiometer 70 during the entire starting inter- 
val. This is accomplished by connecting PNP transistor 
158, collector-to-emitter across the output of potenti- 
ometer 70, between resistors 68 and 69. Transistor 158 is 
turned “on” upon the application of power to the cir- 
65 cuitry by a negative voltage applied to its base through 
resistor 160 from the output of operational amplifier 
162. In this manner, the output of potentiometer 70 is 
effectively shorted out. The negative output state of 
10 
25 interval. 
40 
55 oscillator 102. 
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operational amplifier 162 is effected by applying a nation overcomes the tendency of motor instabilities to 
greater negative bias on its non-inverting input than on occur, which is common with certain other types of 
its inverting input. The bias to the non-inverting input is motor start-up circuitry. 
a fixed bias, being a selected fraction of -15 volts as Actual thyristor triggering signals, whether during 
provided by a voltage divider comprising resistors 164 5 the start of run modes, are developed by the comparison 
and 166 and connected across the - 15 volts as shown. of the control signal (e.g., S i  and S2 of FIG. 4) output of 
Initially, the voltage applied to the inverting input of operational amplifier 64 and ramp shaped signals r. A 
operational amplifier 162 is zero, the initial output of ramp signal for each phase is developed by one of con- 
operational amplifier 182, and thus the potential on the ventional ramp generators 84, 86, and 88, responsive to 
non-inverting input of operational amplifier 162 pre- 10 A-C, C-B, and B-A phase voltages from transform- 
vails. ers 38, 42, and 44, respectively. The ramp outputs r of 
Potentiometer 168, through resistor 170, provides an these generators are illustrated by solid line in wave- 
initial starting level negative signal to terminal 172 forms a, b, and c, respectively, of FIG. 4, and are sepa- 
where it is added to a negative going, start-up, ramp rately applied to conventional comparators 90, 92, and 
signal supplied from the output of starting ramp genera- 15 94, together with a control signal from operational am- 
tor 174 through resistor 176. plifier 64. In operation, a comparator provides a pulse 
NPN transistor 178 is connected emitter-to-collector output when the level of the control signal, e.g., dashed 
between terminal 172 and ground and provides means line Si of FIG. 4, intersects the leading edge of a ramp 
of blocking an interfering effect from a starting signal signal. Thus, as shown, for example, with a control 
after the starting sequence. Transistor 178 is controlled 20 signal S i  applied to the comparators, there is produced 
by an output through resistor 180 from operational output pulses shown in waveforms d, e, and f of FIG. 4. 
amplifier 162 and is initially held “off’ during the start- These pulses, which result in the triggering of the thy- 
ing sequence by the negative output of operational am- ristors, as will be described, occur once per cycle, and 
plifier 162. are thus representative of a half wave mode of opera- 
Starting ramp generator 174 is a conventional inte- 25 tion. The relatively narrow triggering pulses shown as 
grator comprising operational amplifier 182 and a ca- waveforms d, e, and f of FIG. 4 produce relatively short 
pacitor 184 connected from its output to its inverting turn-on times for SCR devices 12, 14, and 16, and thus 
input. A selected positive bias is obtained from potenti- produce a relatively low RMS input voltage to motor 
ometer 186, connected between the + 15 volts terminal 10. This state of operation will initially have been 
and ground. This bias is fed through input resistor 192 30 brought about by phase detectors detecting a down- 
to the inverting input of operational amplifier 182. The ward shift in power factor (by an upward shift in cur- 
result is that, upon the application of voltages to the rent-voltage phase angle) occurring when motor load- 
circuit, there will initially occur at the output of opera- ing is shifted to a low state. The resulting output signal 
tional amplifier 182 an essentially zero voltage which of operational amplifier 64 will be such as to produce a 
ramps down negatively at a selected rate determined by 35 motor RMS input voltage which brings about an equi- 
this bias and the time constant of capacitor 184 and librium between the commanded power factors deter- 
input resistor 192 to achieve a desired rate of motor turn mined by the bias output of potentiometer 70 and inte- 
“on” signal. The negative going signal at the output of grated output of the phase detectors. 
operational amplifier 182 is fed through resistor 176 to The actual control of the current turn-on periods for 
terminal 172 and there added to a voltage from potenti- 40 the thyristors is effected by gates 96,98, and 100, which 
ometer 168, fed through resistor 170. This signal is then pass high frequency signals responsive to the outputs of 
applied through resistor 183 to terminal 40 and there comparators 90, 92, and 94. Gates 96, 98, and 100 are 
summed with the operating power factor (or current- electronic switches and function to effect gating of the 
voltage phase angle) signal and applied to operational high frequency signal (e.g., 10 KHz) from high fre- 
amplifier 64 to effect an increasing (negatively) control 45 quency oscillator 102 through the primary windings of 
signal which gradually, over a typical period of 5 to 30 transformers 104, 106, and 108 to the thyristors. Resis- 
seconds, results in effective motor voltage to be raised tor 110 and diode 112 are connected in series across the 
to full voltage. The actual operational control effected primary of each transformer in order to suppress induc- 
by the control signal on the thyristors is discussed be- tive voltages to a safe level consistant with semi-con- 
low. 50 ductive circuitry employed. The secondaries of trans- 
The output of operational amplifier 182 is also ap- formers 104, 106, and 108 are connected (as shown) in 
plied, in this case, to the inverting input of operational series with diode 114 between the gate and cathode of 
amplifier 162; and when the output rises to a level SCR devices 12, 14, and 16. Turn-on periods for the 
which exceeds the level applied to the non-inverting thyristors follow, for example, the period of the pulse 
input of operational amplifier 162, the output of the 55 outputs of the comparators (as shown in waveforms 
latter switches from a negative state to a positive state. d-i). The waveforms marked by waveforms g-i, which 
This changed state is fed as a switching potential to are produced by control signal Sz, are illustrative of the 
transistors 178 and 158 to turn transistor 178 “on” and turn-on periods for a moderately to substantially loaded 
transistor 158 “off’. The result is that transistor 178 motor in contrast to pulses shown in waveforms d-f, 
prevents any further starting signal from appearing at 60 which are indicative of a slightly loaded or a motor 
terminal 172, and transistor 158 unblocks the output of having no load. 
potentiometer 70 to restore normal power factor con- During start-up, there would initially be provided a 
trol for “run” operation of motor 10. triggering output as illustrated by the narrow width 
It is significant that during the start-up cycle, al- pulses shown in waveforms d-f, and these would gradu- 
though the normal power factor command signal from 65 ally widen until they were of a complete half cycle 
potentiometer 70 is disabled, the effective power factor width as represented by waveforms j-I as the output of 
signal, summed from phase detectors 32, 34, and 36, ramp generator 174 increases negatively as described. 
continues to be an effective control input. This combi- After the start-up period, and assuming there is a lightly 
4,404,5 1 1 
8 7 .  
loaded or unloaded motor, the system would adjust to a 
control- as dictated by potentiometer 70 to provide, 
again, minimum length pulses as shown in waveforms 
d-f. Alternately, if the motor were moderately loaded, 
forms g-i. 
While there is illustrated herein the application of the 
present invention to a three-phase system, the invention 
is equally applicable in the manner described to a single- 
phase system. Further, while FIG. 1 illustrates a three- 10 is a three-phase motor and has three said windings, 
basically half wave control system, it is to be appreci- include. for separately generating said 
ated that the invention is also applicable to full wave power factor command signal and responsive to an 
l 5  for a selected period, blocking the supplying of said devices connected in anti-parallel. 
present invention, the substantial benefits provided a and for that period supplying said increasing to 
forth in claim 3 wherein said means 
duration of “on” time of each cycle of input power 
to said winding as an inverse function of the output 
of said phlise detection means and direct function 
of the output of said signal means; 
effected to a said motor during a selected starting 
interval and thereafter the motor be controlled by 
said fixed power factor command signal. 
2. A system as set forth in claim 1 wherein said motor 
the “after” pulse widths would be as shown by wave- 5 whereby a gradually increasing power input may be 
phase system employing SCR devices as thyristors in a 3, A system as set forth in claim 1 wherein said signal 
three-phase systems either triacs Or SCR initial turn-on of power to said system for initially, and 
In summary, it is to be noted that by 
O e power factor command signal to said cdntrol means, 
said control means. ~ 
of a said motor, for pKoviding an A.C. output signal 
representative of the timing of alternating current 
through said winding; 
voltage sampling means adapted to sense the voltage 
for 
of an 
providing an output signal represent 
input applied to said 
upon said increasing signal increasing to a selected 
timing of alternating current voltage, across said 
winding; 
responsive to the outputs of 
said current and said voltage sampling 
providing an output which varies in accordance 
with the difference in phase between said current 
and voltage; 7. A system as set forth in claim 
,signal means for providing a control signal compris- 
ing an increasing signal followed by a fixed level 40 winding and inchdes means for bl 
signal, the latter comprising a power factor corn- 
mand signal; and 
control means adapted to be electrically connected in 
series with a said winding of a said motor, and 
responsive to the combined outputs of said phase 45 there is a thyristor in series with each said ,winding. 
detection means and signal means for varying the 
as set forth in claim 5 wherein said signal 
means includes means for providing a selected initial 
for 35 minimum level for said increasing signal, whereby at 
least a minimum Starting Control signal is applied to said 
control means. 
phase detection 
trol means include 
signal to said thyristor until said signal means provides 
a signal to said control means. 
8. A system as set forth in claim 7 wherein said motor 
is a three-phase motor having three said windings, and 
* * * * *  
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